$\qquad$
To Branch of Plans and Program Management, Publications Division -

From: Chief, Office of Scientific Publications
Subject: New lisa open-file report
The following report was authorized by W. P. Ketterer for the Director on 5/27/7] for release in the open files:

## TITER

A multi-chanael digital telemetry system for low frequency geophysical data
$\operatorname{sUTHDR}(S):$ J. Roger, M. J. S. Johnston, C. Mortensen; and G. Myron


Hap ficaios $\qquad$

## Depositories:

USGS Library, Room 4A100, 12201 Sunrise Valley Drop; Reston, VA- 22092
USGS Library, 1525 Cole Blvd. at West Colfax Ave., Golden, CO
(Mail address: Stop 914, Box 25046, Federal Center, Denver, CO 80225) USGS Library, 345 Middilefield Rd., Venlo Park, CA 94025

(*) Asterisks indicate depositories holding reproducibles.

| Release date: JUNE 1977 |
| :--- |
| Area: $\quad \therefore$ |
| Report No. 77.490 |

UNIVERSITY OF UTAH RESEARCH INSTITUTE EARTH SCIENCE LAB.

A MULTI-CHANNEL DIGITAL TELEMETRY SYSTEM
FOR LOW FREQUENCY DATA

BY

J. Roger, M. J. S. Johnston, C. Mortensen, and G. Myren


#### Abstract

An inexpensive general purpose digital telemetry system for collection of low frequency geophysical data from U.S. Geological Survey instruments (eg. tilt, strain, gravity, creep, water level, radon, magnetic field, 'resistivity, telluric current, temperature, etc.) has been designed and built. This system provides data for a more general interactive data acquisition, retrieval and analysis system. The field stations are selfcontained, battery operated and housed in weather proof containers. Each accepts up to 15 analog data inputs in the range of -5 to +5 volts. The dynamic range is 70 db .

The units transmit information as FSR (Frequency Shift Keyed) tones onto either a phone line or radio link with up to 150 transmitters sharing one line. The average power consumption is 0.06 nR watts where n is the number of input channels transmitted and $R$ is the sample rate in minutes ${ }^{-1}$.

The central receiver-recorder unit accepts and decodes the FSK tones and converts, formats and records the digital data together with time information and station identification on IBM combatible magnetic tape. The digital data are also converted and recorded in analog form for visual monitoring.


UNIVERSITY OF UTAH
RESEARCH INSTITUTE EARTH SCIENCE LBR.

## TABLE OF CUIVANTS

SECTIONPAGE
Abstract ..... 1
List of Figures ..... 4
List of Tables ..... 6
I. Introduction ..... 7
II. System Design Consideration ..... 10
III. System Details ..... 12
A. Field Transmitter ..... 12
A. 1 Multiplexer, power and signal control ..... 13
A. 2 Analog to digital converter ( $A D C$ ), ..... 16
parallel to serial converter anddata transmission checks
A. 3 CMOS clock ..... 16
A. 4 Voltage controlled oscillator (VCO) ..... 18
A. 5 Power supply - DC/DC converter ..... 20
A. 6 Step by step operation - summary of field ..... 21
transmitter
A. 7 Specifications ..... 23
B. Digital Receiver ..... 24
B. 1 Demodulation (summing amplifier filter- ..... 26 FSK discriminator section)
B. 2 Decode, convert and store section ..... 35

## PAGE

C. Interface and Cascade Time Expander ..... 39
C.l Digital interface unit ..... 39
C. 2 Cascade time expander ..... 45
D. Cipher Digital Tape Recorder ..... 47
E. Data Retrieval ..... 50
IV. References ..... 51
V. Appendix ..... 52
A. Parts Lists ..... 52

1. Transmitter ..... 52
2. Receiver ..... 65
3. Interface ..... 78
4. Cascade time expander ..... 87
B. Circuit Components Location Diagrams ..... 94
5. Discriminator ..... 94
6. VCO ..... 95
7. Cascade Card ..... 96
8. Gate Card ..... 97
9. Time Expander ..... 98
C. Cascade Logic ..... 99
D. Cascade Back Plane ..... 100
E. Rack Layout ..... 101
F. Problems Encountered and Some Suggested System ..... 108 Improvements

Figure 1

Figure 2
Figure 3

Figure 4a

Figure 4b

Figure 5

Figure 5a
Figure 6

Figure 6a
Figure 7

Figure $8 \quad$ Reverse polarity protection circuit and DC/DC converter circuit diagram.

Block diagram of digital telemetry receiver

Block diagram of demodulator section
Detailed circuft diagram of the FSK discriminator (tuned to $480 \pm 25 \mathrm{~Hz}$ ).

LTST OF FIGURE? r. atinued

Figure 12
Figure 13
Figure 14
Figure 15

Figure 16a

Figure 16b Figure 16c Figure 17

Figure 18
Figure 19
Figure 20
Figure 21
Figure 22
Figure 23
Figure $24 a$
Figure 24b
Figure 24 c
Figure 24 d
Figure 25
Figure 26
Figure 27

Bandpass filter equivalent circuit
FSK - Summing amplifier card
Bandpass filter response for the FSK discriminator
Circuit diagram of the decode convert and store section

Circuit diagram for receiver dual digital to analog converter and data latch

Circuit diagram for receiver mother board Receiver timing diagram
Block diagram of digital interface
Seq̧uencer card circuit diagram
Data card circuit diagram
Time- of-day card circuit diagram
Day time code circuit diagram
Timing diagram digital interface sequencer card
Test pointsfor timing diagram
Circuit diagram for cascade gating control
Cascade timing diagram
Gate logic circuit diagram
Gate card and back plane
Time expander
Wiring for interface data cable
Wiring for output plug to the Cipher

## LIST OF TABLES



## I. INTRODUCTION

Serious attempts at predicting earthquakes require for their basis, "real time" data that is both readily accessible and error free. Low frequency geophysical data such as tilt, strain, magnetic field variations, etc., may provide direct measurements of deformations preceding earthquakes. These deformations usually have long time scales. Analog telemetry systems can be used to collect these data; however, due to noise, limited dynamic range, system drift and deviations in linearity and gain, tectonically related observations cannot be unambiguously identified. These problems are avoided by using digital telemetry techniques. In such schemes the signal at the site is transformed and transmitted as coded tones. Telemetry noise in this case results in missing data rather than spurious signals.

Digital data acquisition systems have been designed for many purposes although usually for high data rates. For geophysical purposes, economy, low data rates, time sharing of coupling medium and options for using several different coupling mediums simultaneously are the prime design requirements. The generation of standard I.B.M. computer compatible magnetic tapes or accessible memory storage as the primary data output avoids developing dedicated computers and associated hardware and, as a convenient pivot point, allows development of pore general computer-based data retrieval and analysis systems for which the low frequency data system would provide just one such input.

The digital telemetry system described here consists basically of two separately functioning systems, the field units and the central receiverrecorder system, coupled either by telephone lines or radio or a mixture of both. A block diagram of the system is shown in Figure 1.

The fundamental components for the system are commercial encoder/ decoder modems used first to telemeter binary-coded-decimal (B.C.D.) data from proton magnetometer field installations (Smith et al., 1973). Adaptation of this system to accept, convert, transmit, and receive analog data was completed by Rex Allen (1976). For the purposes of completeness, description of the relevant parts of Allen's transmitter and receiver are included, where necessary, in this report.

## ACKNOWLEDGEMENTS

Many individuals were involved in various phases of the preparation and initial review of the material presented in this report. Contributions have ranged from re-checking the parts list and re-drawing figures to suggestions on electronic design and hardware configurations. Bob Mueller, James Chan, Steve Gallantine, Marty Varon, Kent Peterson, Vince Keller, and others have made significant contributions.
II. SYSTEM DESIGN CONSIDERATIONS

The principal design constraints for the system were:

1. Low-power field transmitter.
2. Efficient use of phone lines, i.e., line sharing rather than dedicated lines for each data input (phone line leasing is the largest single continuing cost for remote data retrieval).
3. Reliability - Proven field tested comercial subunits such as data encoders (LARSE), incremental tape recorders (CIPHER), etc., were used in preference to more recent state-of-theart designs.
4. Simplicity - for both easy field and laboratory trouble shooting.

The concept of subdividing a phone line into a number of discrete channels andmultiplexing onto line only during the transmission time satisfies the requirement of efficient use of the phone line. The average power of the field transmitter can be made very low if the system is shut down at all times except just prior to and during transmission and if the transmission time is short compared with the interval between samples. Unfortunately the transmission time is a function of the channel bandwidth required to transmit the FSK tone information. Very rapid transmission times and imply high data rates $\%$ large channel bandwidths and therefore fewer channels per phone line. This conflicts with the requirement for efficient phone line use by increasing phone line costs. A compromise must be made between channel width, transmission time, number of instruments, and sample rate. Fortunately, however, for most low frequency geophysical data needs, a sample every 10 minutes or longer is quite adequate (see Table l) particularly if continuous on-site analog recordings are also made.

TABLE 1: Data rates for various instruments

| Instrument | Typical rate: <br> 1 message per | Min <br> reasonable rate: <br> 1 message $\qquad$ per | Max <br> reasonable rate: <br> 1 message $\qquad$ per | ```Words per message``` | Bits <br> per <br> word |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Creepmeters | 1 hour | 12 hr | 1 min | 1 | 12 |
| Magnetometers | 1 min | 10 min | 1 sec | 1 | 12 |
| Radon sensors | 1 hour | 12 hours | 10 min | 1 | 12 |
| Resistivity | 10 min | 1 hr avg | 10 min avg | 1 | 12 |
| Sea-level | 10 min | 1 hr | 10 min | 1 | 12 |
| Strain meters | 10 min | 10 min | 1 sec | 1 | 12 |
| Telluric current | 10 min | 1 hr avg | 10 min avg | 1 | 12 |
| Tiltmeters | 10 min | 10 min | 1 sec | 2 | 12 |
| Water-level | 1 hr | 12 hr | 10 min | 1 | 12 |
| Water-temperature | 1 hr | 12 hr | 1 hr | 1 | 12 |

III. SYSTEM DETAILS
A. Field Transmitter

A block diagram of the field transmitter is shown in Figure 2. The essential elements are:

1. Multiplexer and power control circuitry
2. Analog to digital converter ( $A D C$ ) and parallel to serial converter
3. Clock
4. Voltage controlled oscillator
5. $D C-D C$ converter (power supply)

Following the design details described in Allen (1976), the field transmitter accepts 1 to 15 analog inputs. A CMOS clock powers up the system and after a short delay to allow for circuit stabilization the first analog input is digitized with a 12 bit analog to digital converter. The 12 data bits together with a 4 bit input identification code (ID) are converted to serial form by a parallel to serial converter (LARSE). The modem takes the 16 -bit word, interleaves it with preamble and other information required for word-asynchronous operation, and outputs a serial code. This code is transmitted by a FSR crystal reference voltage controlled oscillator and line driver via telephone lines or radio links to the data collection points.

Subsequent channels are transmitfed in sequence until reaching the last preselected channel. The field unit then switches off and waits for the next "go" command. During standby, pqwer is applied only to one CMOS package and to the sample interval clock if an internal clock card is being used. The average power consumption is $0.06 \mathrm{n} R$ watts, $n$ being the number of input channels transmitted and $R$ the sample rate in minutes ${ }^{-1}$.


Figure 2: Block Diagram of Digital Field Transmitter.


Figure 3: Mother Board Circuit Card for Digital Field Transmitter. (After R. Allen)


Figure 4b: Timing Diagram for the Multiplexer Signal and Power Control Card. (After R. N1len)

A more detailed circuit diagram that corresponds to the actual cards in the field unit "mother board" circuit is shown in Figure 3. Each section of this figure corresponds to "plug in" circuit cards which will be discussed in order in the following sections. The step by step operation of the complete system is discussed in section A.6.

A 1. Multiplexer, power and signal control
The detailed circuit diagram of this card is shown in Figure 4a. The power-up command from the clock changes the state of the first J-R flip-flop in ICl. This switches on the power transistor 2 N 5974 and power is supplied to all the circuit cards except the clock. A second J-K flip-flop in ICl is set to operate as a multivibrator and, after being switched on, feeds a binary counter IC6 whose initial state is pre-set. The multivibrator output is also delayed and used to control the start of the analog to digital conversion and data transmission. Starting from its pre-set state the binary counter is fed into a 4 bit decoder (IC7). The parallel input data are fed to a series of reed relays. Starting from the relay corresponding to the preset: state of the binary counter the input data are sequentially switched to the output data line. A preselected connection from the decoder outputs corresponding to the last input data to be transmitted and
resets the power up J-K Flip-Flop/shuts the transmitter off. Details on how to preselect the first and last data channels to be transmitted are covered in the next section. The timing diagram for the operation of the multiplexer and power control circuitry card is shown in Figure $4 b$. Program Plug

Any number from 1 to 15 consecutive data inputs may be transmitted by means of aprogram plug which initiates by presetting the multiplexer,


Figure 4a: Circuit diagram of the Multiplexer Signal and
Power Control Card. (After R. Allen)
the first channel to be transmitted. The program plug fits into a 14 -pin DIP socket on the multiplex and control board. The multiplexer may be preset to any value from 1 to 16 by appropriate hard wire ground connections to the pins on the plug. Table la lists the pins to be grounded for initiation of transmission from each of the input data channel numbers. The last input transmitted is determined by a preselected shutdown control.

An example may clarify how to program the transmitter to transmit the desired channel(s). Suppose it is desired to start transmission on channel 7 , then we set the plug for 616 which means we ground pins 1 and. 7 . The last data channel transmitted depends on the preselected shutdown control. The position of a jumper to the off select pin corresponding to this channel will result in a power shutdown when the multiplexer accesses this channel. Continuing the previous example, if transmission was started on 7 and we desire to stop on 9 (transmit 7, 8), then the OFF-select jumper wire should be connected to pin 9 of the 16 off-select pins.

In the present system channel 16 is not used. If however, the transmitter is programed to transmit starting at, for example, channel 13 and stopping at chamel 3 then 16 will be transmitted, followed by channels 1 , 2 and 3. No harm will be done, but channel 16 will be loaded into receiver backplane Dip \#1 and this data is not recorded on the cipher, but an analog record is available if desired.

## TABLE la. PROGRAM PLUG CONNECTIONS

Input Data Channel Number Initially Transmitted

Program Plug Pins * Connected To Ground

1, 2, 6, 7
2, 6, 7
1, 6, 7
6, 7
1, 2, 7
2, 7
1, 7
7
1, 2, 6
2, 6
1, 6
6
1, 2
2
1

* Note: Pin 1 is internally connected to pin 8, pin 2 is connected to pin 9, pin 6 to pin 13 and pin 7 to pin 14

Pins 4, 11 are ground. Pins 3, 5, 10, 12 are not connected.

```
A. 2 Analog to Digital Conversion (ADC), parallel
to serial converter and data transmission checks
```

The details of the circuitry for the transmitter card are shown on the diagram in Figure 5. Analog data from the multiplexer card are switched through a buffer (LM 310N) to a 12 bit A-D converter. The parallel binary output of the $A-D$ is the input of the parallel to serial converter. This unit (LARSE SEN modem) is the most complex component of the field transmitter since as well as serializing and controlling the data transmission rate, it inserts redundant check bits in the serial data which allow for checks to determine whether a correct transmission of the data has been completed.

The particular operation selected for the modem used in the field transmitter configuration are for 5 volt logic input, 60 bits per second data rate and "single word double scan security". This scheme in addition to other checks described in the receiver section provides system security against erroneous transmissions. Each word consists of data and syncronization bits. This is also described in the receiver section of this report. The serial data train, then feeds to the voltage controlled oscillator (VCO) and line driver card.

## A. 3 CMOS Clock

The CMOS random clock provides the turn on pulse for the transmitter. Its circuit diagram is shown in Figure 5a. The random nature of the clock is its single most improtant feature since on
shared lines the probability of any two clocks being coincident for any length of time is small (<10\%). Since in most applications random intervals between samples of from 0.5 to 20 minutes are desired, the clock has a number of possible outputs. These derive from a 14 stage divider. For example, for an oscillator frequency of 13.6 Hz , intervals between samples of $37.5 \mathrm{sec} 1.25 \mathrm{~min}, 2.5 \mathrm{~min}, 5 \mathrm{~min}, 10 \mathrm{~min}$ and 20 min are possible. Power to the clock is $60 \mu$ watts or $12 \mu \mathrm{a}$ at 5 V . Since the transmitter is normally off, this current (20ma) is also the primary current drawn by the whole system for sample intervals greater than 5 minutes. If the input voltage to the transmitter is reversed accidentally, only the clock will be destroyed, since all other circuits are disconnected from the power supply except during transmission.

The clock itself consists of two sections: an RC oscillator and a divider section. The oscillator frequency is given by

$$
\pm=\frac{1}{2 R C}
$$

$f$ is the frequency of the oscillator section and $R$ and $C$ are indicated on Figure 5a. For example, in our application $C=0.04 \mathrm{MF} \mathrm{R} \simeq 1.0 \mathrm{M} \Omega$ which results in an output square wave of approximately 13 Hz . When divided by $2^{14}$ (the 14 stage of the 4020 shift register) this gives a square wave of period approximately 20 min . Other binary submultiples of this period can be easily selected.


Figure 6: Block Diagram of Quartz Crystal Reference Digital vco.


$$
\begin{aligned}
& \text { CRYSTAL VCO } \\
& (480 \mathrm{HZ})
\end{aligned}
$$

Figure 6a: Block Dlagram of VCO for 480 Hz .


EDOE CONNECTAR
DIN NUMOFPS PIN NUMBER

Figure 7: Circuit Dlagram of Quartz Crystral Reference Digital vco.

## A. 4 Voltage controlied Oscillator (Vu)

The block diagram of the digital VCO is shown in Figure 6. The crystal frequency is divided by $2^{n}$, $n$ being a function of the number of stages of the counter used. The output of this binary counter feeds the input of a "divide by $N$ " counter ( $\mathrm{N}=2,3 . . .10$ ). The division depends on the feedback used. The feedback is changed using standard gating techniques and depends on whether the serial data inputs are high or low.

A detailed circuit diagram of the digital V.C.O. set up for output frequencies of 455 and 505 Hz is shown in Figure 7.

These frequencies, i.e. around 480 Hz , are $t$ he primary ones transmitted at present from existing field sites in California. The crystal oscillator and the primary $2^{9}$ binary division is achieved on one CMOS integrated circuit (CD4060). The input logic levels are gated (CD4012, . 4009) into a "divide by $N$ " integrated circuit (CD4018) so as to divide by 9 for a high level or 10 for a low. A micropower operational amplifier (LM308) converts the TTL logic levels (5V logic) to CMOS logic levels (15 V logic). For a high input, division by nine is performed by feeding back the Boolean product of pins 13 and 11. For low input only pin 13 is fed back. It is clear that some combinations of frequencies and bandwidths are not possible with this system. In such cases the same basic digital VCO can be used with a different number of binary divider stages in combination with the "divide by $N$ " section to produce the required frequencies and bandwidth, if $N$ can be properly selected. The two possible output frequencies are then driven down the phone line.

The output of the CD 4018, a equare wave whose frequency depends on the data input level, is fed to the input of a buffer (micropower LM308 op amp). The buffer is voltage divided and filtered by the LC bandpass filter into a step down transformer with 600 ohm output impedance for maximum power transfer to the phone line. With the present dividing scheme the crystal frequency can be calculated from the following relationship:

$$
f=4850.53 \frac{\left(f_{L}+f_{H}\right)^{*}}{2}
$$

For example, for a 480 Hz channel with $f_{L}=455 \mathrm{~Hz} ; \mathrm{f}_{\mathrm{H}}=505 \mathrm{~Hz}$; $f \simeq 2.328 \mathrm{M} \mathrm{Hz}$. When this frequency is divided by $2^{9}$ and by either 9 or 10 the values of $f_{L}$ and $f_{H}$ can be checked. In the above example $f_{L}$ and $f_{H}$ are within 0.5 Hz of the required values of 455 and 505 Hz respectively.

## Crystal VCO Specifications

Power: $\pm 15 \mathrm{v}$ e 6 to 8 ma
Stability for 5 M Hz crystal: Less than 1.0 Hz change over $-30^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$
Output: Sine wave, +1 db max into 600 n load
Long term drift: $\leq 0.2 \mathrm{~Hz}$
A component location diagram is found in Appendix B-2.
${ }^{*} f_{L}$ and $f_{H}$ are the band edge frequencies

## A. 5 DC/DC Converter

In order that the field units operate from low voltage, large capacity (1000 amp-hr) batteries, a DC/DC converter is employed to supply the $\pm$ 15-volt power to circuits such as, for example, the ADC, LARSE SEN unit, operational amplifiers, etc. : The efficiency is approximately $65 \%$ (300 ma total)
at 5 volt and full load with $0.1 \%$ voltage regulation for $\pm 5 \%$ input voltage change.

To prevent damage from incorrect polarity to the $D C / D C$ converter module a diode-reed relay protection scheme is used (Figure 8). If the voltage polarity is reversed the diode becomes conducting. This opens the relay contacts and disconnects power from the MP 3020. The protection circiit with correct battery polarity is also shown in Figure 8.


REVERSE POLARITY PROTEETIVE CIRCUIT

Figure 8: Reverse Polarity Protection Circuit and DC/DC Converter Circuit Diagram.

## A. 6 Step by Step operation sumary of field transmitter. (1)

The operation of the field transmitter starts with a clock pulse.

1. A "Clock-On" positive transition sets the Power Control and Power-Up Delay FF's at IC 1-9,7. This applies 5 volts to all circuits including the $D C-D C$ converter which in turn supplies $\pm 15 \mathrm{v}$ to those circuits requiring it. During Power-Up Delay the sequence counter is preset by IC 2-15 to the starting value selected by the programing plug. The analog voltage from the pre-selected first channel is being applied to the input buffer and ADC during Power Up.
2. Power-Up Delay times out and the positive transition at IC 1-2 sets the Initial 1-shot IC 3-15.
3. A convert command for the $A D C$ is generated at IC 2-6.

NOTE: The Initial Delay circuit at IC 4-12 prevents generation of spurious Transmit Command pulses at Power On (step 1) and at time-out of Power-Up Delay (step 2).
4. Convert Status (Converting) goes low at IC 4-3, indicating that the ADC is busy.
5. When conversion is complete Convert Status goes high and Transmit Comand goes low at IC 2-10, initiating a data word transmission from the Larse modem after IC 4-12 goes low.
6. Transmit Status (Transmitting) goes low at the start of transmission, incrementing the sequence counter, Note that the two FF's are not set by the negative pulse at IC 3-7 and IC 5-7. The transmitter continues to transmit the digital information from the $A D C$ and also the ID bits which are now being shown by the sequence counter.

Notice that these are the $I D$ bits for the second selected channel, not the first. The decoded channel select has now enabled the second channel and this analog voltage is being fed to the input buffer for the entire duration of transmission of the preceding channel.
7. The channel transmission finishes and Transmit Status goes high. This sets Transmit Delay IC 5-1 disabling Transmit Command until the Transmit Delay FF has timed out. Continuing 1-shot IC 3-1 is also set and produces a convert Command pulse at IC 2-6, and Convert Status goes high at IC 4-6. Conversion will be complete well before Transmit Delay has timed out, and Convert Status will go low.
8. Transmit Delay times out at IC 5-1 and goes low. This produces a low transition at Transmit Comand IC 2-10, and the sequence continues from Step 6, cycling until the last selected channel is reached.
9. During transmission of the last channel, Last +1 channel is selected, and at the end of the last transmission the Last + 1 channel is digitized and the system waits for time-out of Transmit Delay. When this goes low, a transmit command is generated, the transmitter fires, the counter is incremented, Last Channel +1 select goes high, and this positive transition is returned via a programming jumper to the reset of IC 1-12, shutting down system power before the Last +1 transmission can be accomplished. The system then waits for another positive transition from the clock to initiate the sequence again.

## A. 7 Transmitter Specifications

TABLE 2: Transmitter specifications

A parts list for the transmitter is given in Appendix A.l.

```
Power: 2 air cell batteries at 1000 amp-hrs each
Current during transmission:. 700 Ma at 4.8 volts
Current during idle: 12\mua at 5.2 volts
Battery life: 3 years at one 2-word transmission per 10 min
Input signal: -5 v to + 5 v
Minimum signal input period: 2 hours for }10\mathrm{ min sample rate
Resolution: 2.5mv
Zero shift: 50 mv max
Quantifing error: 1/2 LSB or 1.25mv
Housing: Plastic Skydyne water resistant
Power input: MS connector (5 pin)
FSR output: MS connector (2 pin)
Analog input: "Pressure Relief" connector
Special input: External clock (wired to 5 pin MS connector)
Special output: External switched power (wired to 5 pin MS connector)
```


## B. Digital Receiver

Following the receiver design details given by Allen (1976), the digital receiver decodes and temporarily stores information sent to it via phone line, radio, satellite or other communication link. Up to 16 different data inputs may be decoded by a single receiver. This could be from 16 different transmitters sending one data input each or from one transmitter sending 16 data inputs. * For the present system each receiver is set to decode one phone line channel only and the transmitter bit rates must all be the same. The stored data is available in latches with $B C D$ format on the back plane of the receiver, either for monitoring or for multiplexing via the interface unit to the digital tape recorder. Channel 1 transmissions are loaded on latch 2 channel 2 on latch 3 and so forth. A bussed data and ID output are available for monitoring data transmissions as they are received. A change of one in the least significant bit correspends to a 2.5 MV (nominal) change on the input of the particular instrument being monitored. 2048 counts corresponds to 0 volts input to the field transmitter. Full range is $\pm 5$ v corresponding to zero and 4096 counts. This follows from the 12 bit analog to digital conversions. The relation between input field voltage and counts received is:

$$
\text { volts }=\frac{2.45 \times \text { counts }}{1000}-5.0 \text { volts }
$$

Each channel has an analog output derived solely from the least two significant digits. This output remains at a fixed voltage unless the latch is updated with a new and different transmission. A block diagram of the receiver is shown in Figure 9. Table 3 shows the receiver specifications. The receiver consists of two main sections, the demodulation section and the decode and store section which will now be discussed:

* continuous transmit mode

TABLE 3: Receiver Specifications

| Power Input | Current Drain |
| :--- | :--- |
| +15 v | $\sim 140 \mathrm{ma}$ |
| -15 v | $\sim 31 \mathrm{ma}$ |
| v | $\sim 1.3 \mathrm{a}$ |
| Input impedance | $0 \rightarrow 10 \mathrm{~K}$ |
| Analog output | -5 to +5 volts |
| Range | $\sim 2.5 \mathrm{mv}$ (l count, lsb) |
| Resolution |  |

## B. 1 Sunming amplifier - filter - FSK Discriminator <br> Demodulator section

The incoming FSK signals from as many as 4 different phone lines are demodulated by this card. A summing amplifier allows for connection of several (4) phone lines into a low pass filter (about 800 Hz cut off for channels presently used between 300 and 600 Hz ) from which the FSK signal is fed into the input of the discriminator. The block diagram of the section is shown in Figure 10. The detailed circuit diagram is shown in Figure 11 (tuned to 480 Hz ). Table 4 contains the general discriminator specificatons.


NOTES: I. * indicates frequency determined components
2. CIRCUIT AS SEEN FROM COMPONENT SIDE OF BOARD (PINOUTS) .OI $\mu$

65
$.01 \mu$


The FSK Discriminator takes as an input either of two frequencies (Mark, Space), vith the output at TTL Logic levels. It converts pulsed sine waves at the two frequencies to a 0-5 volt pulse train output. The discriminator consists of two regulated voltage supplies for the filter, an input section, a filter section, the $22 l 1$ Exar chip as the demodulator and the 7404 inverter and LED driver.

The voltage supplies are provided by a LM305 for +7 v and a LM304 for -7v regulated power. The signal from the filter is coupled to the discriminatar by means of a transformer. The level potentiometer adjusts the input signal level up to about $1 / 2$ volt peak-to-peak (which may result.in signal clipping). The output of the emitter-follower is then fed to the two stage bandpass filter. This bandpass filter and also the low pass input filter uses 741 operational amplifiers to simulate the effects of inductors. This is convenient since inductors in the low frequncy range generally are large. The passive equivalent circuit for the bandpass filter is shown in Figure 12. If the input impedance of the second stage is high compared to the output impedance of the first (as is the case for operational amplifier) then transfer function for the filter in terms of its equivalent circuit is: .

$$
F(s)=\frac{S}{\mathrm{~S}^{2}} \frac{\mathrm{~L}}{1} \mathrm{C}_{1}+R_{2} C_{1} S+1 \times \bar{S}_{1}^{2} \frac{S}{L_{2} C_{2}+R_{2} C_{2} S+1} \cdot R
$$

Each section is a $/$ - pole bandpass, so the combined effect is a $/$ - pole filter, with an attenuation of $-12 \mathrm{db} / o c t a v e$ when the frequency is far enough away from the poles so their effects are not important. Location of the pole of one section close to the lower band edge and the pole


Figure 12: Bandpass Filter Equivalent Circuit.
of the other section close to the upper band edge generates a suitable bandpass response.

The filtered signal is the input to a FSR demodulator chip (EXAR 2211 pin 2). The 2211 uses a first order phase lock loop to convert a frequency to a high or low level. The high frequency input causes a low level out of the chip. This necessitates inverting using a 7404. Another inverter in the 7404 is used to drive an LED with a 400 ohm series resistor to limit LED current. Figure 13 is the circuit diagram for the entire card including low pass filter and summing amplifiers.

TABLE 5: Discriminator Component Values

This table contains approximate values for the components in the filter and FSK sections. Figure 13 is the desired bandpass filter response.

## FILTER SECTION:

| FREQUENCY ( Hz ) | $\mathrm{R}_{1}$ |  |  | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $380 \pm 20$ | 39.789 |  | 1134 | $\Omega$ | $1.591 \mathrm{M} \Omega$ |
| $480 \pm 25$ | 39.789 | K. | 703 | $\Omega$ | $1.591 \mathrm{M} \Omega$ |
| $595 \pm 30$ | 26.526 | K. | 692 | $\Omega$ | $1.000 \mathrm{M} \Omega$ |
| $735 \pm 40$ | 20.0 | $\mathrm{R} \Omega$ | 689 | $\Omega$ | $795 \mathrm{~K} \Omega$ |
| $900 \pm 45$ | 18.0 | $\mathrm{K} \Omega$ | 307 | $\Omega$ | $700 \mathrm{~K} \Omega$ |
| $1360 \pm 45$ | 18.0 | K \% | 200 | $\Omega$ | $700 \mathrm{~K} \Omega$ |
| $1700 \pm 45$ | 18.0 | $\mathrm{K} \Omega$ | 1308 | $\Omega$ | $700 \mathrm{~K} \Omega$ |
| $2040 \pm 45$ | 18.0 | R 8 | 86 ת | $\Omega$ | $700 \mathrm{~K} \Omega$ |

FSK Section:
$R_{B}=510 \mathrm{~K} \Omega$
$2 R$ center.frequency pot
Supply voltage $5 \mathrm{v} \pm 5 \%$


Figure 13: FSK - Summing Amplifier Card. (After R. Allen)


Figure 14: Bandpass Filter Response for the FSK Discriminator.

Detailed Tuning Procedure Steps
After assembling the circuit according to Figure 11, the two stage bandpass filter must be correctly tuned for the desired frequency band with the peak filter response at the average "center frequency" of the two FSK tones. The detailed steps are listed below.

Since each 741 stage has frequency determining components $R_{1}, R_{2}, R_{3}$

1) Install appropraite value for $R_{1}$ and $R_{3}$ from Table 5 at first 741 stage.
2) Repeat step 1 for second 741 stage.
3) $\quad R_{2}$ will be the frequency determining component which will set the -3 db points for the upper and lower band edge.
4) Install in both 741 stages the $R_{2}$ values from Table 5 corresponding to the center frequency selected. Attach decade resistance boxes in parallel with both $R_{2}$ resistors.
5) Sweep through the frequency spectrum while monitoring the output to check to see that the filter response is approximately correct. The peaks should be no more than $100-200 \mathrm{~Hz}$ from the correct values.
6) With the parallel decade boxes in both stages, adjust the first stage box so that the lower band edge signal level (decibel)
is down 3 to $5 \mathrm{db} /$ from the zero db levei which is set at the center frequency. On the sweep to the upper band edge check and reset the center frequency $d b$ level to zero if necessary. Do this for every sweep from lower to upper or vice versa. At the upper bandpass edge adjust the second box for -3 to -5 db also. Go back and forth to get the desired result.
7) Replace the decade resistors with carbon quarter watt, $5 \%$ resistors.

If the above procedure does not work fairly quickly it will probably be necessary to reset the $R_{2}$ values to more closely approximate their final value. Also, when selecting the carbon resistors measure the required resistance with a Digital multimeter, then select a carbon resistor a few ohms below this value. Soldering will bring it to the right value.

After the filter is properly tuned, the FSK chip must be tuned to the same center frequency. To achieve this replace $R_{0}$ in Figure 11 with a decade resistance box and monitor the output of the VCO in the phase lock loop (PLL), pin 3, with no input and pin 2 shorted to pin 10. Adjust the decade box so that the $\nabla C 0$ free-running frequency is the desired $30 \mathrm{~K} \Omega+10 \mathrm{~K} \Omega$ center frequency. This value of $R_{0}$ should be $/$ to give the best temperature characteristics. It may be necessary to change $C_{0}$ to get this desired value.

Once the VCO frequency is set it will still be necessary to fine tune the PLI using the potentiometer.

| TABLE 6: Definitions and Formulas 33 |  |
| :---: | :---: |
| Table 6 contains some definitions and formulas which may prove useful for |  |
| optimum component selctions. |  |
| Component/Variable | Definition or Function |
| $\mathrm{f}_{\mathrm{I}}$ | low frequency |
| $\mathrm{f}_{2}$ | high frequency |
| fo | "center" frequency, ( $f 1+\mathrm{f} 2) / 2$ |
| Ro | determines fo. Choose $\simeq 30 \mathrm{~K} \Omega$ |
| Co | determines fo. Choose polycarbonate |
|  | capacitor. $\mathrm{fo}=1 /$ Roco |
| foh | highest frequency which PIL will |
|  | lock onto |
| fol | lowest frequency which PLL will |
|  | lock onto |
| $\mathrm{R}_{1}$ | Controls track range. Adjust $R_{1}$ so |
|  | $\begin{aligned} & \text { foh }>f_{2} \text { and } f_{1}>f o l . \\ & R_{1}=R_{0}-\frac{f_{0}}{f_{1}-f_{2}} \end{aligned}$ |
| $\mathrm{C}_{1}$ | sets loop damping - increasing $\mathrm{C}_{\mathfrak{j}}$ |
|  | improves noise rejection, but slows |
|  | PLL capture time. $\mathrm{Cl}=0.25 \mathrm{Co}$ |
| $C_{f}$ | Data filter capacitor, 3/bit rate, |
|  | microfarads |

Generally the PLL bandwidth should be $10-20 \mathrm{~Hz}$ greater than the signal bandwidth. The dead-band (dead band or hysteresis is a characteristic of the EXAR 2211) should be $6-12 \mathrm{~Hz}$.

A component location diagram for the discriminator is in Appendix $B-1$.

## B. 2 Decode, convert and store section.

This section consists of 3 basic parts: A decoder (Larse REDE unft) which decodes incoming serial data trains, the binary to $B C D$ convert logic and an addressing chip to load the data into the correct latch. Figure 15 is a detailed circuit diagram.

The data from the discriminator flows to the input of the REDE unit which converts the serial data train to a parallel format provided the internal data checks are passed. The parallel binary data words are converted to $B C D$ and the ID information (part of every transmission) is used to load the BCD data intoche appropriate latch. What follows is a more detailed description of each of these 3 parts.

## Binary - BCD Conversion

The Larse "REDE" output contalr: 4 bits of identification data (0 $F$ in Hexadecimal) and 12 bits of binary data. Since all recording is done in BCD it is necessary to convert this binary number to BCD. The EOW* (end of word) pulse is used to start this conversion. EOW pulse does the following:
A. Loads 12 binary data bits into binary down counters (IC - 1, 2, 3)
B. Clears the BCD up counters (IC - 7, 8, 9, 10)
C. Toggles open the count gate at IC 4-5 (See clock operation below) IC 4-6 goes high enabling the count clock whose output (IC 4-8) is led to the clock inputs of the two counter strings, one counting down in binary from the loaded value, the other counting up in $B C D$ from the reset zero.

The up counter works as follows: Each clock pulse causes IC3 to count down one count. When the value of this counter reaches zero a borrow pulse reduces the counts preset in IC-2 by one. Eventually all

[^0]

Figure 15: Circuit Dlagram of the Decode Convert and Store Section. (After R. Allen)
counters reach zero at which time the borrow pulse from IC 1-13, stops the clock. During the down counting the number of pulses is counted up on the BCD string as follows: The clock is fed to all stages of the BCD counters, but "Enable T" (pin 10, IC 9,10) prevents counting except when "Carry" (pin 15) goes high. For example when IC -7 goes from 9 to 0 a carry pulse is fed to pin 7 of IC - 8, 9 and 10. Since counting can occur only when both enables are high, only IC -8 increases by one count. When IC - 8 goes from 9 to 0 IC -9 gets a carry pulse in addition to an enable pulse while IC - 10 only gets one enable pulse. Since two simultaneous pulses are necessary, only IC - 9 advances by one count. IC - 10, the most significant digit, advances when it receives carry pulses from IC - 9. Counting up stops when the clock is shut off.

## Clock Operation

IC 4-6 controls the clock. When EOW strobes low the clock is enabled and produces a pulse train of fixed frequency until the "end of count" at IC 11-1 strobes low. This causes IC $4-6$ to go low (EOW has already gone high) and the clock is shut off until the next EOW Btrobe. Addressing

The LARSE card has a 74154, a 16-bit decoder and addressing chip, IC 6. After BCD conversion is complete, a pulse appears at IC $6-18$, 19 which causes the data on the bus to be loaded in the correct latches. The particular latch selected depends on the ID present at IC6 - 20, 21, 22, 23. Since there are 4 bits, 16 possible outputs are possible, one for each input channel. ID $n$ causes the data to be loaded in latch $n+1$. For example the data from ID 7 is loaded in latch 8.

## TheLARSE REDE

The LARSE SEN unit transmits a serial code. Each transmission consists of 2 code words which contain identical information (including 16 bits of data and ID) A word is 34 bits, each with 8 elements, Each element contains 2 data bits and 2 clock bits. In order for a transmission to be accepted (EOW to strobe low) the two transmitted words must be this identical in every bit. In addition to / security test being passed the LARSE REDE operates syncronously with the LARSE SEN in such a way that the REDE samples this incoming data train in the center of each bit to determine its status, either low or high.

A transmission is accepted when the following tests are passed: Code element tests
© The REDE unit checks that no more than two negative transitions occur per code element.

- All clock bits must be in their proper position, of proper polarity and of proper length.
- Data bits must be in their proper position
- Elements cannot have too many or too few,transitions,

Code word tests
o Each word must contain eight code elements.

- Each word must be preceded and followed by word or frame (one or more words) syncronization bits.

Reception can be made easier (but more error prone) by rewiring the REDE so each word is considered independently. In this case a transmission is accepted if either of the transmitted words passes its tests.

Latch - Digital Analog Conversion
Each card contains 4 "Latches" (93L08) and two Zeltex D/A (Digital to Analog) converters. The last transmission (bussed data) is present at


Figure 16a: Circuit Diagram for Receiver Dual Digital-to-Analog. Converter and Data Latch. (After R. Allen)


Flgure 16b: Citcuit Diagram for Receiver Mother Board. (After R. Allen)


COUNT CLOCK
IC4-8 IC4-8

## 

TERMINAI


ICN-I
if
DECODED
LOAD


ENABLE
IC $6-10516$

Figure 16c: Receiver timing diagram. (After R. Allen)
the inputs of the latches. The appropriate latch receives a load strobe from the 74154 and the new data appears at the latch outputs.* The 2 least significant digits are returned to analpg by a 2 digit 2D-429 DAC. Its output is $0-10$ volts, each count on the least significant digit being 0.1 volts and on the more significant digit, 1.0 volts. Thus, the digital number 206810 will produce an output of 6.8 volts. This voltage is used for analog chart recording. See Figure 16 for the circuit diagram. The wiring of the mother board is shown in Figure 16 b and an overall timing diagram for the receiver is shown in Figure 16c. A parts list for the receiver is given in Appendix A-2.

* Note: if no transmissions for a particular latch are received, the data present on the latch outputs can be arbitrarily old.


## C. Interface and Cascade Time Expander

C. 1 Digital interface unit

The interface controls a 7 -track IBM computer compatible tape recorder and performs the function of dumping 116 parallel 4 bit BCD characters sequentially and as a single word on this recorder. The information contains identification data, master clock time, data and error code. Each record consists of a 2-digit instrument identification, a 4-digit data sample and an error code from each of the 15 instruments, universal time and the 2 digit interface identification. The interface also provides the necessary logic pulses for proper tape operation including zero conversion (ro binary 1010). Each time 4 parallel bits (a BCD character) is presented at the data output a "write pulse" (WP) is generated. This pulse causes a tape advance of $1 / 556$ inch and the 4 bits are recorded. At 374 inch the end of the record the interface advances the tape $\%$ by generation of an "interrecord gap" (IRG) pulse. The operation of recording the 116 characters ( 1 record) is called a dump and is initiated by a dump pulse. The dump and IRG take approximately 2 seconds for the present system. Dumping at rates of up to four times faster is possible by increasing the MUX clock frequency. Table 7 lists the interface specifications.

TABLE 7: Interface Specifications and Requirements

Power: 1 amp at 5 v
MUX Clock: 100 Hz
Data Capacity: Fifteen 16 bit BCD words plus a 9-digit time code
Tape Recorder: See Cipher Section
Dumping more than one interface: See Cascade Section
Maximum Dump rate: 300 bits'second
Logic levels: All 5 volt TIL
Zero conversion: To binary 1010

The interface consists of 15 data cards, a sequencer card and 2 "data time code boards" one of which has solely a time gating function. The order of dumping is: Interface ID (tens)

Interface ID (units)
Time (100's days 2)
Time (100's days 1)
$\because$
Time ( 1 's of seconds 1)
First Data card ID (tens)
First Data card ID (units)
First Data (thousands)
First Data (hundreds)
First Data (tens)
First Data (units)
-
Second Data Card ID (tens)
-
Last Data card ID (tens)

Last Data (units)
The function of each card is detailed below. See Figure 17 for a block diagram of the interface.


## Sequencer (A18)

The sequencer card controls timing, tape recorder operation, and multiplexing for each data dump. Figure 18 is a detailed circuit diagram. A dump is initiated by the dump control. After the last dump the status of the flip-flop (74107) is cleared (low). The first clock pulse causes " $Q$ " to go high and stay high until it receives the "clear" pulse at the end of the dump. The $Q$ output of the other flip-flop (the DM 74107 is a dual JK) will also go high at the next high from the monostable multivibrator (IC-E4A). This opens the NAND gate output (IC-D3) to the input from the MUX clock. This clock is first fed into a pulse stretcher consisting of 2 sections of a 74123. The output of each stage is inverted, however, so the first stage has the effect of stretching the low portion of the clock pulse train by 87 psec. The second stage then has the effect of inverting the low to a high and subtracting 32 usec from the 87 usec. The result is that the output to the 7400 NAND gate (ICD3-1) has its high portion stretched by about 50 usec. The write pulse uses the identical scheme to stretch the pulse train an additional 50 usec.

The pulse train from IC-D3-3 is fed to a 4 -bit binary counter. Each pulse to the counter input (IC-C1-14) produces a pulse on the output of IC-BI which is used to gate the interface ID and then time onto the data bus. The $50 \mu \mathrm{sec}$ delay in the write pulse insures that the data will be present when the write pulse goes high. When the last time data has been gated a pulse from IC-B1-14 causes IC-D4-8 to go high which resets IC-C1 to the zero state. This opens the NAND gate IC-D3 which feeds the clock pulse train into another binary counter (IC-C3). As soon as the first clock pulse has past, IC-B3-1 goes high which disables the second 74154 (IC-B1-18, 19). This prevents dumping of time or interface ID data at the same time data is being dumped. When a pulse appears on IC-B3-17 (the pulse for the last card) the monostable multivibrator IC-E2 is triggered. This provides the Interrecord gap to the Cipher (the $Q$ output, IC-E2) and a reset pulse to the dump control input (IC-D2) which in turn closes the MUX clock input gate IC-D3. This prevents any further cycling in either IC-B1 or IC-B3. The interface is now ready for the next "dump" pulse.

Data Cards (A1-A15)
The interface contains 15 data cards (see Figure 19) each with a 2 digit "ID", a 1 digit error flag, and 4 data digits. The function performed by this card is to gate the data present at the inputs onto the multiplexed data bus. This is done using a 7442 decoder. When input 12 of the 7442 goes low (data card select pulse) the outputs are enabled and pulses sequentially appear on outputs 0 to 7 as the $B C D$ input goes from 0 to 7 (pins 15, 14, 13). The low strobe outputs are inverted by hex inverter (7404) and one transistor. When the " 0 " output of the 7442


Figure 18: Sequencer Card Circuit Diagram.

note: I: all 2 -input mand gates are 7401 'J
2: ALL INVERTERS ARE 7404's
Figure 19: Data Card Circuit Diagram.
strobes low the transistor is turned off and the collector goes high. This enables the NAND gate such that the first digit is gated onto the data output bus. This digit is the tens digit of the data ID. The next pulse gates in the units digit of the $I D$ and soon until the last data is gated through. Time of Day (A16)

The time of day (see Figure 20) gates time information (seconds, minutes and hours) on the data lines. Its operation is similar to the data card exept the gating strobes come directly from IC-B1 of the sequencer card.

## Day Time (AI7)

The Day Time board Al7 (see Figure 21) performs 4 functions:

1. gates time information on data bus or lines
2. gates interface ID on data bus
3. provides a visual output monitor of the data bus
4. provides zero conversion for all data.

As described for the Time-of-Day card the final gating of time information (days) is completed on this board. As each data (either time idenfication or input data) are gated onto the data lines four LED's provide a means of visual monitoring. This is particularly useful for initial checking by running the MUX clock at a very low frequency so each data bit can be checked. These LED's are driven by a high current driver (7417). The interface ID is hard-wired to IC-Cl and IC-C2. IC-Cl is the 10 's digit and IC-C2, / the units. Giving each interface an 10 number is necessary if more than one interface is dumped on a single tape. An overall timing diagram is shown in Figure 22. Figure 23 shows the test point locations. Zero conversion is accomplished with dual 4 -input NAND gate (7420). A zero data input is converted to binary 1010. A parts list for the interface is given


Figure 20: Time-of-Day Card Circuit Diagram.


Figure 21: Day Time Code Circuit Diagram.


Figure 22: Timing Diagram Digital Interface Sequencer Card.


## in Appendix A. 3

## C. 2 Cascade time expander

The function of the Cascade-time expander is to allow for dumping of up to 10 interfaces into a single Cipher tape recorder and also to provide enough time code outputs for each of the interfaces. With the present system each interface is given 5 seconds to dump onto the tape. The time expander is necessary for two reasons:

1. As a buffer between the master clock and the digital telemetry system.
 operation.

## Cascade Card

The cascade (see Figure 24a) sequences the various interfaces and their inherent tape recorder control logic to a single tape recorder. For the present system it sends out dump pulses to each of the interfaces once every ten minutes. At dump time (determined by decoding time from the master clock) (See Appendix C) a 4 bit binary counter (7493) is enabled and counts at five second intervals. The BCD to decimal decoder (7442) begins by putting out a low pulse on line "zero" (pin 1). This allows interface to be dumped. See Figure 24b for the pulse train at IC3-3. A 7417 driver is used with 10 LED's to provide a visual indication of the dumping operation. A component location diagram is given in Appendix B.3, and the back panel in Appendix D.

## Gate Card

Each interface output (4 bits of parallel data and control functions) is gated to the Cipher digital tape recorder on a common data bus using 7401 NAND gates with the Cascade "dump" pulse or trigger serving as the gating signal as shown in Figures $24 c$ and d. A component location diagram is given in Appendix B.4.


Figure 24a: Circuit diagram for cascade gating control


Figure 24b: Cascade Timing Diagram.


GATE LOGIC
7401


Figure 24c: Gate Logic Circuit Diagram.


Figure 24d: Gate card and back plane
EXPANDER:


| $S=$ SECONDS | WIRING FOR | (AMPHENOL 133,143 SERIES) |
| :--- | :---: | :---: |
| $M=$ MINUTES | $A$ | I SECOND |
| $H=$ HOURS | $B$ | 1 |
| $D=$ DAYS | $C$ | 2 |
|  | $D$ | 3 |
|  |  | 4 |

THE Time input connection


| A 10 sec. | 5 |
| :--- | :--- |
| B | 6 |
| C | 7 |

15B
150
1058
IMA
IMC
IMA
IOMC
$1 H B$
IHD
IOHB
IDS
100
IODA
DOC
100DA

NC

100
10008
10E

NE

BOTTOM
Figure 25 (cont'd): Time Expander.

## Expander Boards

13 parallel BCD time outputs are provided by the expander boards. . The buffer used is a 7404 NAND gate.

The pin outs for the time are shown in Figure 25. All unused inputs should be wired to ground. 1.e., 100DC, 100DD.

The wiring for the interface data cable is shown in Figure 26.
The lower 8 pins of the bottom two 16 pin DIPS are not connected. Any $i$ unused outputs should be wired to ground (dump or trigger excepted) or the Cipher will not operate properly. A parts list for the Cascade is given in Appendix A.4, and a parts location diagram for the expander boards is given in Appendix B. 5.

| IRG | WP |
| :---: | :---: |
| A | B |
| C | D |
| $\xrightarrow[\text { DUM }]{ } \rightarrow$ | NC |
| IRG | WP |
| A | B |
| C | D |
| $\xrightarrow[\text { DUP }]{\longrightarrow}$ | NC |

Figure 26: Wiring for interface data cable
D. Cipher Digital Tape Recorder

The Cipher digital tape recorder is the last stage of the digital telemetry system. Its function is to record the data pres pulses wite $/$ occur which causes the recorder to advance in increments as the data are dumped. Each BCD character is accompanied by a write pulse. After the dump is finished an IRG pulse advances the tape about 3/4". At this time the recorder is ready for the next dump.

Since the cipher is designed for 6 channels and BCD uses only 4 the data channels $A$ and $B$ ( $p i n 10,11$ on data plug) are wired to commond. The cipher plug must be connected whenever power is on or the tape will advance continuously.

Figure 27 shows the wiring for the cipher plug. The tape recorder specifications are listed in Table 9. The most common charact the $\cdots$ for all possible inputs are sumarised in Table 8.

The layout diagram of the complete system without the Cipher recorder is given in Appendix E.


Figure 27: Wiring for Output Plug to the Cipher.

TABLE 8: Characters CDC1700 computer listed for various induts recorder

| Representation | Octal | Computer listed Character |
| :---: | :---: | :---: |
| P 32168421 | 81 |  |
| -00000 | 00 | Blank Tape |
| 1000001 | 01 | 1 |
| 100010 | 02 | 2 |
| $\bigcirc 00011$ | 03 | 3 |
| 1000100 | 04 | 4 |
| 000101 | 05 | 5 |
| 000110 | 06 | 6 |
| 1000111 | 07 | 7 |
| 1001000 | 10 | 8 |
| $\bigcirc 010.01$ | 1.1 | 9 |
| 001010 | 1.2 | 0 zero |
| 1001011 | 13 | = equal |
| -01100 | 14 | - single quote |
| 1.0.1101 | 15 | colon |
| - 01110 | 16 | greater than |
| - 01111 | 17 | double quote |

TABLE 9: Cipher tape recorder specifications

Power: 120 VAC, 70 watts
Temp: $0^{\circ}-40^{\circ} \mathrm{C}$
Track: a 7 track tape is generated
Parity: Vertical - odd or even (internally generated)
Horizontal - even (internally generated)
Tape: $1 / 2^{\prime \prime}$ wide, 1.5 mil thick, digital magnetic tape (IBM standard 7 inch reels) IBM compatible format

Data density: 556 bits per inch
Logical 1: $3.5-5.0 \mathrm{v}$
Duration: $10 \mu \mathrm{sec}$ minimum
Tape length: 650 ft .
Max recording time (9 interfaces): $\sim 4$ days with a 10 minute dump interval

## E. Data Retrieval

Data from the system is currently stored in the Mass Storage System (MSS) of the Lawrence Berkeley Laboratory (LBL) Computer in Berkeley, California.MSS provides very reliable storage while the LBL Computer has an extensively developed software system. Data analysis is done either interactively or on a batch basis using the GEOLAB DATA SYSTEM (See GEOLAB Manual for details) a command oriented software system. Various types of graphical plots and sophisticated data manipulations are possible with minimal effort on the user's part.
IV. REFERENCES

1. Allen, R., A digital telemetry system for low sample-rate geophysical data. Preprint (1976).
2. Data Communcator Technical Manual, Larse Corp., Palo Alto, Calif. (no date) *
3. FSK Demodulator/Tone Decoder, Exar Integrated Systems, Sunnyvale, Calif. (1975)
4. Lancaster; D., Active Filter Cookbook, SAMS Technical Series (1975)
5. Smith, B.E., Healy, J., and M. J. S. Johnston, Results from a Total

Field Differential Magnetometer Network along the San Andreas Fauit in Central California, Trans. AGU., 54, 1199 (1973)
6. MP 3020, DC Power Converter, Analogic Corp., Wakefield, Mass (1976)
7. MP 2412, A to D Converter, Analogic Corp., Wakefield, Mass (1972)
8. Ash, R., Information Theory, John Wiley \& Sons (1965)
9. Standard Operating Manual, Cipher Data Products, San Diego, Calif. (1971)
10. Richman, J., Geolab Manual, Preprint (1977)

GMOS CLOCK - TRANSMITTER


MULTIPLEX AND CONTROL - TRANSMITTER

Component Name
Part Number No.

| Resistor | RA-1035 | 6 | Sprague | $10 \mathrm{~K}, 1 / 4 \mathrm{w}, 5 \%$ |
| :---: | :---: | :---: | :---: | :---: |
| Resistor | RA-1045 | 4 | Sprague | $100 \mathrm{~K}, 1 / 4 \mathrm{w}, 5 \%$ |
| Resistor | RA-4725 | 3 | Sprague | $4.7 \mathrm{~K}, 1 / 4 \mathrm{w}, 5 \%$ |
| Resistor | RA-5145 | 1 | Sprague | $510 \mathrm{~K}, 1 / 4 \mathrm{w}, 5 \%$ |
| Resistor | RA-2245 | 2 | Sprague | $220 \mathrm{~K}, 1 / 4 \mathrm{w}, 5 \%$ |
| Resistor | RA-3345 | 1 | Sprague | $330 \mathrm{~K}, 1 / 4 \mathrm{w}, 5 \%$ |
| Resistor | RA-1015 | 1 | Sprague | $100 \Omega, 1 / 4 \mathrm{w}, 5 \%$ |
| Capacitor | 150D106X9020B2 | 3 | Sprague | $\begin{aligned} & 10 \mu, 20 \text { VDC, } \pm 10 \% \text {, } \\ & \text { Solid Tantalum } \end{aligned}$ |
| Capacitor | 5855-000-Y5U0-5032 | 6 | Erie | $\begin{gathered} .05 \mathrm{\mu}, 50 \mathrm{~V}, \pm 20 \% \\ \text { Disc type } \end{gathered}$ |
| Capacitor | 805-000-25V0-1032 | 3 | Erie | $\begin{gathered} .01 \mu, 50 \mathrm{~V}, \pm 20 \% \\ \text { Disc type } \end{gathered}$ |
| Transistor | F2N4403 | 1 | Fairchild | 1 |
| Transistor | 2N5976 | 1 | Motorola . |  |
| Diode | DT230F | 3 | General Electric | - |
| IC | CD4009AE | 1 | RCA |  |
| IC | CD4025AE | 1 | RCA |  |
| IC | CD4027AE | 3 | RCA |  |
| IC | SN74LS197N | 1 | Texas Inst. |  |
| IC | DM74154N | 1 | National |  |
| Relay | W117DIP-5 | 16 | Magnecraft | $200 \Omega$ |
| PC Board |  | 1 |  |  |
| Socket | 314-AG39D | 1 | Augat - | 14 pin dip socket |
| Socket | 316-AG39D | 2 | Augat | 16 pin dip socket |

## MULTIPLEX AND CONTROL - TRANSMITTER (Cont.)

| Component Name | Part Number | No. | Manufacturer |  |
| :---: | :---: | :---: | :---: | :---: |
| Component Name | Part Number | No. | Manufacturer | mments |



CRYSTAL VCO - TRANSMITTER

| Component Name | Part Number | No | Distributor Manufacturer | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 8 pin DIP Socket | 508-AGIOD | 2 | Augat | " |
| 16 pin DIP Socket | 316 AG39D | 3 | Augat |  |
| 14 Pin DIP Socket | 314-AG5D-2R | 2 | Augat |  |
| Transformer | SSO-14 | 1 | UTC/TRW | T-1 |
| Inductor | $\begin{aligned} & \text { ML-7 TF5R2022* } \\ & 6.0 \mathrm{HY} \text {. } \end{aligned}$ | 1 | UTC | ML-7 |
| Micro Power OP AMP | LM308N | 2 | National |  |
| Capacitor | . O1MFD 100VOC * WMF1SI CDE+ 10\% | 1 | Cornell-Dubilier | C-2 |
| Capacitor | . 027 MFO 100VOC* WMF $1527 \pm 10 \%$ | 1 | Cornell-Dubilier | C-1 |
| Resistor | RA 1035 | 2 | Sprague | $\begin{aligned} & \text { R-1, R-5, 10K } 1 / 4 \\ & \text { watt } 5 \% \end{aligned}$ |
| Resistor | RA 3015 | 1 | Sprague | $\begin{aligned} & \mathrm{R}-3,300 \Omega \mathrm{I} / 4 \\ & \text { watt, } 5 \% \end{aligned}$ |
| Resistor | RA 5125 | 1 | Sprague | $\begin{aligned} & \mathrm{R}-4,5.1 \mathrm{~K} 1 / 4 \\ & \text { watt, } 5 \% \end{aligned}$ |
| IC | CD4000AE | 1 | RCA |  |
| IC | CD4009AE | 1 | RCA |  |
| IC | CD4018 AE | 1 | RCA |  |
| IC | CD4012AE | 1 | RCA |  |
| IC | CD4060AE | 1 | RCA |  |
| Resistance Pot | 50R 43W503 | 1 | Spectrol or Equiv. | R-2 |
| Quartz Crystal | CS-700 15PF | 1 | Intern'1,0akl ahoma City | Specify Freq. in MHz - see catalog |
| Capacitor | 47 PF 10TSQ47 | 1 | Sprague | 0-4 |

CRYSTAL VCO - TRANSMITTER (Cont.)


DC/DC POWER CONVERTER-IRANSMITTER

| Component Name | Part Number | No. | Distributor <br> Manufacturer | Comments |
| :---: | :---: | :---: | :---: | :---: |
| Power Converter | MP 3020 | 1 | ANALOGIC | DC Power Converter |
| DIODE | IN 753 | 1 | General Electric | Any General purpose silicon diode |
| Relay | W117 DIP-13 | 1 | Magnecraft | 5VDC, 500 |
| P.C. Board |  | 1 |  |  |
| Socket | 314-AG39D | 1 | Augat | 14 pin DIP socket |

## LARSE TRANSMITTER BOARD - TRANSMITTER



TRANSMITTER BOX


MOTHER BOARD - TRANSMITTER


## TOTAL PARTS LIST - TRANSMITTER



*Values for 480 Hz center frequency.

*Value for 480 Hz center frequency.

| TO゙お PARTS LIST - TRANSMITTER |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Component Name | Part Number | No | Distributor/ <br> Manufacturer | Comments |
| Connector | 2VK22S/2-2 | 3 | Viking | P.C. Socket, <br> 22 contacts |
| Connector | 2VK15S/2-2 | 4 | Viking | P.C. Socket, 15 contacts |
| Terminal Block | 20-140y | 1 | Cinch | 20 contact terminal strip |
| Terminal Block | $2-140 y$ | 1 | Cinch | $\begin{aligned} & 2 \text { contact } \\ & \text { terminal strip } \end{aligned}$ |
| P.C. Board |  | 6 | Ramlor |  |

2. Receiver
F.S.R. DISCRIMINATOR - RECEIVER

[^1]
## F.S.R. DISCRIMINATOR - RE.TRIVER

| Component Name | Part Number | No. | Distributor Manufacturer | Comments |
| :---: | :---: | :---: | :---: | :---: |
| R-1 | 43W502 | 1 | Sprague | Potentiometer 5k |
| R-2 | RA-9135 | 1 | " | 91K, 1/4W, 5\% |
| R-3 | RA-1025 | 1 | " | 1K,1/4W, 5\% |
| R-4 | RA-1035 | 1 | " | 10K,1/4W, 5\% |
| R-5 | RA-5625 | 1 | " | 5-6R, 1/4W, 5\% |
| R-6 | RA-5635 | 1 | " | 56K, 1/4W, 5\% |
| R-7 | RA-5125 | 1 | " | 5.1K, $1 / 4 \mathrm{~W}, 5 \%$ |
| R-8 | RA-5145 | 1 | " | 510R,1/4W, 5\% |
| R-9 | RA-1045 | 1 | " | 100K, 1/4W, $5 \%$ |
| R-10 | RA-3645 | 1 | " | 360K, 1/4W, 5\% |
| R-11 | RA-3035 | 1 | " | $\begin{aligned} & 30 \mathrm{R}, 1 / 4 \mathrm{~W}, 5 \% \\ & \text { Potentiometer } \end{aligned}$ |
| R-12 | 3059L-1-202 2K | 1 | Bourns, Inc. | 2K |
| R-14 and R-29 | RA-1005 | 2 | Sprague | 1056,1/4W, 5\% |
| R-15 | RA-3925 | 1 | " | 3.9R.1/4W, $5 \%$ |
| R-15 and R-18 | RA-7525 | 2 | " | 7.5K, 1/4W, 5\% |
| RLED | RA-3915 | 1 | "' | 39052,1/4W, 5\% |
| R-26 and R-27 | RNC65H3573FM | 2 | Corning | 3.571K, 1/4W,1\% |
| R-1A* and R-1B* | RA-1335 | 2 | Sprague | 13R, 1/4W, $5 \%$ |
| R-2A* | RA-1325; RA-1925 |  | " | 1.3R andl. $9 \mathrm{~K}, 1 / 4 \mathrm{~W}, 5 \%$ |
| R-2B* | RA-1325;RA-272 | 1 ea | " | 1.3K and $2.7 \mathrm{~K}, 1 / 4 \mathrm{~W}, 58$ |
| R-3A* and R-3B* | RC07CB135J | 2 | Allen-Bradley | 1.3Meg., $1 / 4 \mathrm{~W}, 5 \%$ |

* Values of these resistors depends on desired frequency. Above for 480 Hz


## Page 3

## F.S.K. DISCRIMINATOR - RECEIVER



## BACK PLANE - RECEIVER




LARSE: CONVERT LOGIC - RECEIVER

| Component Name | Part Number | No. | Distributor Manufacturer | Comments |
| :---: | :---: | :---: | :---: | :---: |
| Resistor | RA-1035 | 18 | Sprague | 10K, $\frac{2}{4} \mathrm{~W}, 5 \%$ |
| n | RA-3315 | 2 | " | 330^, $\frac{1}{2} \mathrm{~W}$, 5\% |
| Capacitor | $1500156 \times 9020 \mathrm{~B} 2$ | 1 | 11 | $15 \mu \pm 10 \%, 20 \mathrm{VDC}$ Solid Elect. |
| $n$ | $1500476 \times 9035$. | 1 | 11 | $47 \mu+10 \%, 35$ VDC Solid Elect. |
| 11 | $5 \mathrm{GA}-\mathrm{S} 10$ | 1 | 11 | . $01 \mu, 500 \vee$ disc. |
| n | 5GA-DIO | 1 | " | . $001 \mu$, IKV disc. |
| Data Communicator | $\begin{aligned} & \text { REDE LCR 271-60-0 } \\ & \text { Options: A, B, E, } \\ & \text { F, I, M, N, X } \end{aligned}$ | 1 | Larse Corp. |  |
| IC | DM 74154N | 1 | National |  |
| 1 | DM8563N/DM74193N | 3 | " |  |
| ! | DM74160N | 4 | " |  |
| " | DM74121N | 1 | n . |  |
| " | DM7400 | 2 | 1 | - |
| Test Jacks | 105-0750-001 | 3 | E. F. Johnson | Horizontal type |
| Card Ejector | SAE 6100 | 1 | Stanford Applied Eng. |  |
| Card Puller | SAE 6200 | 1 | Stanford Applied Eng. |  |
| Screws/nuts |  | 2 | H.H. Smith for equiv.) | 4-40×는" binding machine screws; 4-40 nuts |
| P.C. Board |  | 1 |  |  |
|  | $\cdots$ |  | - |  |
|  |  |  |  |  |

SUMMER BOARD - RECEIVER

| Component Name | Part Number | No | Distributor Manufacturer | Cormments |
| :---: | :---: | :---: | :---: | :---: |
| Resistor |  |  |  |  |
| 1 | RA-2735 | 3 | Sprague | 27K, $\frac{3}{4} W, 5 \%$ |
| " | RA-1035 | 6 | " | 10K, 2 $4 \mathrm{~W}, ~ 5 \%$ |
| - " . . | RA-4715 | 2 | " | 470ת, $\frac{1}{4} \mathrm{~W}, ~ 5 \%$ |
| Capacitor | 150Di56×9020B2 | 3 | Sprague | $15 \mu, 20 B D C$; Solid Electro. |
| 11 | WMF 1015, 100 VDC | 1 | Cornell-Dubilier | . $0015 \mu \pm 10 \%, 100 \mathrm{~V}$ |
| " | WMF 1S22, 100 VDC | 1 | " 1 | . $022 \mu \pm 10 \%, 100 \mathrm{~V}$ |
| 1 | WMF 1S1, 100 VDC | 1 | 11 | . $01 \mu \pm 10 \%, 100 V$ |
| Diode | IN914 | 2 | Mntorola | 250m A. |
| IC | LM741CN | 2 | National |  |
| IC Socket | 308-AG39D | 2 | Augat | 8 pinDIP socket, low profile |
| Connector | 3AH15/1JN5 | 1 | Viking | 30 pin female connect. |
| P.C. Board |  | 1 | Ramlar |  |
| Card Ejector | SAE 6100 | 1 | Stanford Applied Engr | For P.C. Board |
| Card Puliler | SAE 6200 | 1. | Stanford Applied Eng. | For P.C. Board |
| Screws/nuts |  | 4 |  | 4-40×3" ${ }^{4}$, binding head; 4-40 nuts |
|  |  |  |  | . |
| $\therefore$ |  |  |  |  |
|  | - |  |  |  |
|  |  |  |  |  |
|  |  |  |  | - |

RECEIVER CAGE

| Component Name | Part Number | No. | Distributor Manufacturer | Comments |
| :---: | :---: | :---: | :---: | :---: |
| Locking tab card guide | SAE 1650 | 40 | Stanford Applied Engr. |  |
| I.D. Locking tabs | SAE 3100 | 10 | " " |  |
| Locking tabs | SAE 3000 | 70 | " 11 |  |
| Support bar | SAE 4050 | 8 | " " " |  |
| Screws |  | 38 |  | 6-32 $x^{\frac{2}{4}}{ }^{\prime \prime}$ binding head machine screws |
| Support bar | Not a stock item, see diagram | 2 |  |  |
| End Plates | Not a stock item, see diagram | 2 |  | 1 left hand, 1 right har |
| *Note Receiver Cag | contains: |  | 1 FSK Discriminator w/b <br> 1 Larse: Convert LogiE <br> 8 Dual Latch, DAC cards <br> 1 Back Plane P.C. Boart | threshold card card |



## SUPPORT BAR FOR RECIEVER CAGE 2 REQ'D



TOTAL PARTS LIST - RECEIVER

| Component Name | Part Number | No. | Distributor/ <br> Manufacturer | Comments |
| :---: | :---: | :---: | :---: | :---: |
| Resistor | RA9135 | 1 | Sprague | 91k 1 , 1/4W, 5\% |
| " | RA1025 | 1 | " | IK $\Omega$,1/4W, 5\% |
| " | RA1035 | 25 | " | 10K_,1/4W, 5\% |
| " | RA5625 | 1 | " | 5.6K $\Omega, 1 / 4 \mathrm{~W}, 5 \%$ |
| " | RA5635 | 1 | " | 56K 2 ,1/4W, $5 \%$ |
| " | RA5125 | 1 | " | 5.1K |
| " | RA5145 | 1 | " | 510K 2 , 1/4W, 5\% |
| " | RA1045 | 1 | " | 100K $\Omega$, 1/4W, $5 \%$ |
| " | RA3645 | 1 | " | 360K $\Omega$, 1/4W, 5\% |
| " | RA3035 | 1 | " | 30KR,1/4W, 5\% |
| " | RA1005 | 2 | " | 10л,1/4W, 5\% |
| " | RA3925 | 1 | " | 3.9K $\Omega, 1 / 4 \mathrm{~W}, 5 \%$ |
| " | RA7525 | 2 | " | 7.5Rת,1/4W, 5\% |
| " | RA3915 | 2 | " | 390^, 1/4W, 5\% |
| " | RNC65H3573FM | 2 | Corning | 3.571Kת,1/4W, $5 \%$ |
| " | RA1335 | 2 | Sprague | 13K $\Omega, 1 / 4 \mathrm{~W}, 5 \% *$ |
| " | RA2725 | 1 | " | 2.7Kת,1/4W, 5\%* |
| " | RA1325 | 1 | " | 1. $3 \mathrm{~K} \Omega, 1 / 4 \mathrm{~W}, 5 \% *$ |
| " | RC07CB135J | 2 | Allen-Bradley | 1. $3 \mathrm{M} \Omega, 1 / 4 \mathrm{~W}, 5 \% *$ |
| " | RA3315 | 2 | Sprague | 3308,1/4W, 5\% |
| " | RA2735 | 3 | " | 27K $, 1 / 4 \mathrm{~W}, 5 \%$ |
| " | RA4715 | 2 | " | 470ת,1/4W, 5\% |
| Potentiometer | 43W502 | 1 | " | 5K $, 1 / 4 \mathrm{~W}, 5 \%$ |
| " | 3059L-1-202 | 1 | Bourns, | 2K $, 1 / 4 \mathrm{~W}, 5 \%$ |

* Values depend on desired frequency.

TOTAL PARTS LIST - RECEIVER

| Component Name | Part Number | - No. | Distributor/ Manufacturer | Comments |
| :---: | :---: | :---: | :---: | :---: |
| Capacitor | $1500476 \times 9035$ | 1 | Sprague | 47 F , 10\%, 35V |
| "1 | 5GA-S10 | 1 | " | $.01 \mu \mathrm{~F}, 500 \mathrm{~V}$ disc. |
| " | 5GA-D10 | 1 | " | $\begin{aligned} & .001 \mu \mathrm{~F}, 1 \mathrm{KV} \\ & \mathrm{disc} \end{aligned}$ |
| " | WMF 1015 | 1 | Cornell-Dubilier | . $0015 \mu \mathrm{~F}, 10 \%, 100 \mathrm{~V}$ |
| 11 | WMF IS22 | 1 | 11 | .022 $\mathrm{F}, \mathrm{l}$, $10 \%, 100 \mathrm{~V}$ |
| I.C. Socket | 8058-1G34 | 1 | Augat | 10-pin transistor socket |
| " | 8058-1G50 | 3 | " | 8-pin transistor socket |
| 11 | 314-AG5D-28 | 2 | " | 14-pin DIP socket |
| 1 | 316-AG39D | 18 | " | 16-pin DIP socket |
| " | 308-AG39D | 2 | " | 8-pin DIP socket |
| Transistor. | 2N3711 | 1 |  |  |
| Diode | 1N914 | 2 | Motorola | 250mA |
| LED | 5082-4403 | 1 | Hewlett-Packard |  |
| LED Bracket | 5082-4707 | 1 | " 1 |  |
| Trans former | SSO-2 | 1 | UTC |  |
| Digital-Analog Converter |  | 2 | Zeltex |  |
| Data Communicator |  | 1 | Larse Corp. | $\begin{gathered} \text { REDE LCR 271-60-0. } \\ \text { Options:A,B,E,F,I, } \\ M, N, X . \end{gathered}$ |
| Test Jack | 63-1005-102 | 1 | H.H. Smith | Red |
| " " | 63-1005-105 | 1 | H.H. Smith | Blue |
| 11 | 105-0750-001 | 3 | E.E. Johnson | Horizontal type |

TOAAL PARTS LIST - RECEIVER

| Component Name | Part Number | No. | Distributor/ Manufacturer | Comments |
| :---: | :---: | :---: | :---: | :---: |
| -I.C. | LM304H | 1 | Teledyne | Voltage Regulator |
| " | LM305H | 1 | " | " " |
| " | XR2211 | 1 | EXAR Integrated. <br> Systems | FSK Demodulator |
| " | DM7404 | 1 | National |  |
| " | LM741H | 2 | National |  |
| " | DM74154 | 5 | " |  |
| " | DM8563N/DM74193N | 3 | " |  |
| " | DM74160 | 4 | " |  |
| " | DM74121N | 1 | " |  |
| " | DM7400 | 2 | " |  |
| " | LM741 CN2 | 2 | " |  |
| Capacitor | 8131-050-651-224M | 2 | Erie | . $22 \mu \mathrm{~F}, 50 \mathrm{~V}$ |
| " | WMF. 1S1 | 5 | Cornell-Dubilier | .01 $\mathrm{F}, 100 \mathrm{~V}$ |
| " | WMF 1P1 | 3 | " 1 | .14F,100V |
| " | WCR05S68 | 1 | " " | . $068 \mu \mathrm{~F}, 50 \mathrm{~V}, 5 \%$ |
| " | WMF 1022 | 1 | " 1 | .0022 $\mu \mathrm{F}, 100 \mathrm{~V}$ |
| " | WMF 1582 | 1 | " " | .082 $\mathrm{F}, 100 \mathrm{~V}$ |
| " | TAPF20-15/25 50 | 4 | ITT Semiconductor | 15 F , 25V |
| " | CK05BX 102 | 1 | Erie | 1000pF, 200 V |
| " | 150D156X9020B2 | 6 | Sprague | $\begin{aligned} & 15 \mu \mathrm{~F}, 20 \mathrm{~V}, 10 \% \\ & \text { solid electrolytic } \end{aligned}$ |
| " | 150D476X9006B2 | 1 | " | ```47\muF, 6V solid electrolytic``` |

TOTAL PARTS LIST - RECEIVER

| Component Name | Part Number | No. | Distributor/ Manufacturer | Comments |
| :---: | :---: | :---: | :---: | :---: |
| Terminal Strip | $5-140 y$ | 1 | Cinch/TRW | 5 connections |
| 11 | 4-140y | 1 | 11 | 4 connections |
| 11 | 20-140y | 1 | " | 20 connections |
| P.C. Socket | 3-583679-8 | 10 | Amp Special <br> Industries | 40 contact socket for P.C. board |
| Front Panel |  | 1 |  |  |
| Card Ejector | SAE 6100 | 3 | Stanford Applied Engineering |  |
| Card Puller | SAE 6200 | 3 | Stanford Applied Engineering |  |
| Connector | 3AH15/1JN5 | 1 | Viking | 30-pin female |
| Screws |  | 2 |  | 4-40x1/8 steel w/ nuts |
| " |  | 6 | H.H. Smith | $4-40 \times 1 / 4$ binding machine screws |
| " |  | 38 | H.H. Smith | 6-32 binding head machine screw |
| P.C. Board |  | 4 |  |  |
| Locking tab Card Guide | SAE 1650 | 40 | Stanford Applied Engineering | - |
| I.D. Locking Tabs | SAE 3100 | 10 |  |  |
| Locking Tabs | SAE 3000 | 70 |  |  |
| Support Bar | SAE 4050 | 8 |  |  |
| Support Bar | Not a stock item, see diagram | 2 |  |  |
| End Plates | Not a stock item, see diagram | 2 |  | one left-hand one right-hand |

3. Interface


## CAGE 1 - INTERFACE




```
DATA BOARD - INTERFACE
```




## SEQUENCER - INTERFACE



TIME OF DAY - INTERFACE


TOTAL PARTS LIST - INTERFACE

| Component Name | Part Number | No. | Distributor/ Manufacturer | Comments |
| :---: | :---: | :---: | :---: | :---: |
| Resistor | RA2225 | 3 | Sprague | 2.2K $, 1 / 4 \mathrm{~W}, 5 \%$ |
| " | RA1035 | 6 | " |  |
| " | RA1515 | 1 | " | 150л, 1/4W, 5\% |
| " | RA2735 | 2 | " | 27KR, 1/4W, 5\% |
| " | RA4325 | 1 | " | $4.3 \mathrm{~K} \Omega, 1 / 4 \mathrm{~W}, 5 \%$ |
| " | RA4745 | 1 | " | $470 \mathrm{~K} \Omega, 1 / 4 \mathrm{~W}, 5 \%$ |
| I.C. | SN7401 | 7 | Texas Instruments |  |
| " | DM7442N | 1 | National |  |
| " | DM7404 | 3 | " |  |
| " | DM7401 | 6 | " |  |
| " | DM7417 | 1 | " |  |
| " | DM7400 | 3 | " |  |
| " | DM7420 | 2 | " |  |
| " | DM74154 | 2 | " |  |
| " | DM7493 | 2 | " |  |
| " | DM74107N | 1 | " |  |
| " | DM74123 | 2 | " |  |
| " | DM74121 | 1 | " |  |
| Capacitor | WCR 05S68 | 1 | Cornell-Dubilier | . $068 \mu, 5 \%, 50 \mathrm{~V}$ |
| " | 150D606X9006B2 | 1 | Sprague | $60 \mu, 10 \%$, 6 V Solid tantalum |
| " | 150D686X9006R2 | 3 | Sprague | $68 \mu, 10 \%, 6 \mathrm{~V}$ Solid tantalum |
| " | 8121-100 W5R0 | 6 | Erie or equiv. | . $01 \mu, 10 \%, 100 \mathrm{~V}$ |
| Transistor | F2N3904 | 1 | Fairchild |  |



BACK PLANE - CASCADE

4. Cascade Time Expander

TIME EKPr.UOR - CASCADE


## - CASCADE CAGE




GATE - CASCADE



## CIPHER PLUG - CASCADE-CIPHER



TOTAL PARTS LIST - CASCADE UNIT

| Component Name | Part Number | No. | Distributor/ Manufacturer | Comments |
| :---: | :---: | :---: | :---: | :---: |
| Resistor | RA5625 | 6 | Sprague | 5.6K $\Omega, 1 / 4 \mathrm{~W}, 5 \%$ |
| 1 | RA1025 | 1 | " | 1K ${ }^{\text {, }} 1 / 4 \mathrm{~W}, 5 \%$ |
| 1 | RA1015 | 1 | " | 100 $\Omega_{3} 1 / 4 \mathrm{~W}, 5 \%$ |
| " | RA2015 | 2 | " | 200ת, 1/4W, 5\% |
| I.C. | DM7404 | 2 | National |  |
| * | DM7401 | 10 | " |  |
| " | DM7400 | 1 | " |  |
| \# | DM7420 | 2 | " |  |
| " | DM7417 . | 2 | " |  |
| " | DM7493 | 1 | " |  |
| " | DM7442N | 1 | " |  |
| Capacitor | 150D606X9006B2 | 1 | Sprague | $60 \mu, 6 \mathrm{~V}$ <br> Solid tantalum |
| " | 500D506G025CC7 | 2 | " | $\begin{aligned} & 50 \mu, 25 \mathrm{~V} \\ & \text { Alum. Electrolytic } \end{aligned}$ |
| 8 | CK05BX103K | 1 | Erie | 10,000 F |
| " |  | 2 | " | . $22 \mu$, |
| I.C. Socket | 316-AG39D | 34 | Augat | 16 pin DIP |
| " | 314-AG39D | 27 | " | 14 pin DIP |
| " | 508-AGIID | 7 | " | 8 pin DIP |
| Transistor | 2N3569 | 1 | National |  |
| LED | 5082-4881 | 10 | Hewlett-Packard |  |
| Connector | 143-015-03 | 2 | Amphenol | 15 contact socket |
| Terminal Block | 2-540 | 1 | Cinch | 2 contact strip terminal |
| Plug |  | 1 | Amphenol | 1 |

## TOTAL PARTS LIST - CASCADE UNIT



B. Circuit Components Location Diagrams - 1. Discriminator

FSK DISCRIMINATOR PARTS LAYOUT.

2. VCO Component Location Diagram.


## GATE CARD



## TIME EXPANDER

 $\left.\begin{array}{l}\text { COMPONENT SIDE }=\text { !OSS. } \\ \text { BACKSIDE = LETTERS }\end{array}\right\}$ EDGE CONNECTOR PINOUTS
C. Cascade logic

The Boolean or logic function $£$, as seen by the base of the NPN transistor is:

$$
f=\left(A_{1}+B_{1}+C_{1}+D_{1}\right)\left(A_{1}+B_{1}+C_{1}^{\prime}+D_{1}\right)+A_{3}+B_{3}+C_{3}+D_{3}
$$

where

$$
\begin{aligned}
& A_{1} \text { units of seconds, one } \\
& B_{1}=\|\quad\| \quad \text { ", two } \\
& c_{1}=n \quad n \quad n \quad \text { four } \\
& D_{1}=\| \quad{ }^{\prime} \quad \text { eight } \\
& A_{3}=\text { units of minutes, one } \\
& B_{3}=\| \quad " \quad \text {, two } \\
& C_{3}=" \quad n \quad n, \text { four } \\
& D_{3}=n \quad n \quad \text {, eight }
\end{aligned}
$$

Notice that $f=1$ except for $t=0.5 \ldots 45$ seconds and at ten minute marks at which time $f=0$.





```
CABLE 2 (24AWG STRANOLD w/RE)

Ousi (6) 4s2
(2) uss (3) uss
(3) ist is
(3) 359 (3) 197
(3) 1012 (a) A 4
(1)uns (17) min
( 7 m 2 m 2 m
(1) UH1 (2) 4,2

THE OF DAY
TLST ROMTS

(9) \(Y \quad \geqslant\) (B) 222



F. Problems Encountered and Some Suggested System Improvements

The digit. system has, in general, proven to be a reliable method of accurately transmitting low frequency data. Some problems which potential users should be aware of have been encountered in the operation of the system. These are discussed below along with certain design improvements which should be considered for upgrading reliability and overall system performance.

In this appendix potential and actual problems are divided into two catagories. Firstly there are those that require major modifications, and secondly those which are considered minor and are correctable by changes on a single printed circuit board.

\section*{Potential Problems}
A. Time ambiguity

For low frequency data rate measurements (tilt, strain, telluric, creep etc) for which the system is presently being used, timing accuracy better than \(\pm 10\) minutes was not necessary. Since this is the case efficient use of phone line channels was possible by multiplexing data randomly to a receiver approximately once every 10 minutes. Shorter period data are obtained from an on site analog recorder. For applications where higher digital data rates are required, transmit and dumping times can be decreased to a lower limit of about one sample every 80 seconds \(\pm 20\) seconds. At this rate tape useage will be much greater.
B. Digital Data Turn around

Although analog data is available within 10 minutes of the field measurement with the present system, the closest approach to "real time" accessibility of the digital data is about 2 hours. This results from the use of an incremental digital tape recorder from which the data is transferred to a C.D.C. 7600 computer. The use of a minicomputer (e.g. P.D.P.11) with access to the 7600 could reduce this time if it became necessary to have digital data turn around
of much less than this.

\section*{Actual Problems}
A. Reed Relays

Two years of operating experience have shown that the reed relay is the single most failure prone element in the system. This has proven to be very serious for transmitters in isolated locations. A design modification to avoid this problem involving the use of solid state switches has been lab tested with good initial results. This modification replaces all 16 reed relays with a single 16 channel CMOS analog multiplexer-decoder I.C. The transmitter multiplexer board circuit diagram with the modification for solid state switching is shown below.

The cost of one solid state multiplexer is about \(1 / 2\) the cost of the reed relays. Quality control on the relays is also poor, so replacement by the Harris I.C. (HI-506A) would eliminate the present need to individually test each relay before assembly. In the past up to \(5 \%\) of batches delivered were defective.

\section*{B. Channel tracking}

In the present system an open channel can be caused by not only a broken wire but also by a defective relay. This has proven to be a common problem and results in the open channel tracking the previously transmitted channel". This false data looks real and is not easily or automatically detected. The use of the solid state muliplexer discussed in the previous section would also almost eliminate this problem.
C. Battery Voltage*

Due to the high current drain during transmissions, the nominal 5 volt air cell voltage can be pulled down below the minimum operating voltage on some I.C. packages in the transmitter. This can result in channel skipping. To avoid *after suggestion by Sam Rodriguez

this condition, battery voltage during transmission should always be kept above 4.9v.
D. Latch-Up

Occasionally transmitters will not power down after power-up. This condition is serious since it leaves a tone on the line that does not make it possible to receive data from other stations sharing the same phone line channel. This situation could be avoided with a fail-safe power down circuit. Since only one JK flip-flop in IC-5 is used, the other could be connected as a one-shot with a pulse width of several seconds. If power was still on after this time period, the one-shot would provide a pulse to the off-selection input shutting down power and removing the tone from the channel.

\section*{E. Receiver Sensitivity}

In the present receiver design, the least two significant digits are used to generate an analog record. For many sensors this implied a gain that is too high and results in chart recordings that are difficult to read. Use of a 3 digit D.A.C. (i.e. a factor of ten down in gain) can generate records for which the gain is too low. A compromise between the two possibilities presentiy used can be realized in the circuit shown below. A prototype is currently being, tested with good initial results. Here a 3 digit DAC is used, and coded such that the output voltage per digit is twice that of a straight 3 digit conversion. F. Phone line input*

The digital transmitter output is a FSK tone with a low duty cycle. The phone line or radio input should be measured and set with the transmitter on even though normally this signal is not present. This is necessary since the composite signal is of higher level than the single carrier.
G. Old data flag

In the current interface design there is a provision for flagging old or bad data samples that is presently not used since a system for detecting these data has not been designed. If a station stops transmitting, therefore, the last *suggested by John Van Schaack

transmission will be stored indefinately in the latch. One possible detection circuit for identifying old data is shown below. Operation is as follows: The oscillator-divider generates a pulse train with a period of 10X minutes. If a strobe from the receiver-decoder does not reset the divider within 10X minutes the divider output sets one D-type flip-flop and resets two others in order to change the error flag input on the interface from binary 3 (no flag) to binary 4 (flag).
```


[^0]:    * strobes low when a transmission has passed security

[^1]:    * NOTE: Component name for discriminator is referenced to parts location diagram only, not to circuit diagram.

